

# ANS2

---


## T1

---

$$\begin{aligned} \text{NOT}(A) &= \bar{A} = \overline{A + A} \\ \text{AND}(A, B) &= A \cdot B = \overline{\overline{A + B}} = \text{NOR}(\text{NOT}(A), \text{NOT}(B)) \\ \text{OR}(A, B) &= A + B = \overline{\overline{A + B}} = \text{NOT}(\text{NOR}(A, B)) \end{aligned}$$

## T2

---



A	B	C	OUT
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

## T3

---

- 0 OR X = X
- 1 OR X = 1
- 0 AND X = 0
- 1 AND X = X
- 0 XOR X = X

## T4

---




Figure 3 - XNOR Gate using NAND Gates

From the logic circuit diagram of the XNOR gate using NAND gates only, it is clear that we require 5 NAND gates.

Now, let us understand how this NAND logic circuit functions to produce an output equivalent to the XNOR gate –

The output of the first NAND gate is,

$$Y_1 = \overline{A B}$$

The outputs of the secondary and third NAND gates are,

$$Y_2 = \overline{A \cdot \overline{A B}}$$

$$Y_3 = \overline{B \cdot \overline{A B}}$$

These two outputs ( $Y_2$  and  $Y_3$ ) are connected to the fourth NAND gate. This NAND gate will produce an output which is,

$$\begin{aligned}
 Y &= \overline{\overline{A \cdot \overline{A B}} \cdot \overline{B \cdot \overline{A B}}} \\
 \Rightarrow Y &= A \cdot \overline{A B} + B \cdot \overline{A B} = A(\overline{A} + \overline{B}) + B(\overline{A} + \overline{B}) \\
 \Rightarrow Y &= A\overline{A} + A\overline{B} + \overline{A}B + B\overline{B} \\
 \therefore Y &= A\overline{B} + \overline{A}B = A \oplus B
 \end{aligned}$$

Finally, the output of the fourth NAND gate is input to the fifth NAND gate that functions as an inverter, and produces an output equivalent to the XNOR gate, i.e.,

$$Y = \overline{A \oplus B} = A \odot B$$

## T5

---

1.
  - o 3
  - o 4
  - o 0111


$$2. 8 * (2^4) = 128 \text{ bytes}$$

## T6

---

S1	S0	X		D1	D0	Z
0	0	0		0	0	0
0	0	1		0	0	0
0	1	0		0	0	1
0	1	1		1	0	1
1	0	0		1	1	1
1	0	1		1	1	1
1	1	0		1	0	1
1	1	1		1	0	1

1.



2.

## T7

opcode 有 56 条，则需要 6bit 才能表示完整。register 有 40 个，也需要 6bit 才能表示完整。则 IMM 可用位数为：32 - 6 - 6 - 6 = 14bit，表示范围：

$$-2^{13} < IMM < 2^{13} - 1$$

## T8

		F	D	EA	FO	E	SR	
x86	ADD [eax] edx	50	1	1	50	1	50	153
LC3	ADD R6, R2, R6	50	1	-	1	1	1	54

## T9

1. MAR: x2 MDR: 01010000

2. MDR: 00111001

